

KINNAIRD COLLEGE FOR WOMEN
UNIVERSITY ,LAHORE



SUBJECT: DIGITAL LOGIC DESIGN

ASSIGNMENT: PRE-MID

SUBMITTED ON: 2-02-2025

SUBMITTED BY: AIMAN TAHIR

SHAFaq REHMAN

SUBMITTED TO: MAM ARFA DILAWARI

***TOPIC : The universal gates and
implementation of basic gates **NAND AND
NOR** gates***

SESSION: FALL 2024

SECTION: B

1: INTRODUCTION TO A UNIVERSAL GATES

QUESTION 1:

Provide an overview of universal gates in digital logic design

ANSWER:

Universal Gates in Digital Logic

Universal gates are logic gates that can be used to implement any Boolean function. The two universal gates are:

NAND Gate:

Boolean Expression: $Y = (A \cdot B)'$ Can be used to create NOT, AND, OR, XOR gates. Most commonly used in circuit design due to its simplicity and efficiency.

NOR Gate

Boolean Expression: $Y = (A + B)'$

Can be used to create NOT, OR, AND, XNOR gates. Preferred in some memory and processor designs.

These gates are called universal because they can be used to design any digital circuit. They are widely used in processors, memory units, and logic circuits.

QUESTION 2:

Explain the concept of universal gates and their significance in simplifying circuit design.

ANSWER:

Universal Gates and Their Significance in Circuit Design Universal gates are logic gates that can be used to implement any Boolean function or digital circuit without needing additional gate types. The two universal gates are:

NAND Gate $Y = (A \cdot B)'$ – Performs an AND operation followed by NOT

NOR Gate $Y = (A + B)'$ – Performs an OR operation followed by NOT

Why Are They Called Universal?

Any logic function (AND, OR, NOT, XOR, XNOR) can be built using only NAND or NOR gates . They provide a simpler and more efficient way to design circuits .Significance in Circuit Design

Simplification of Circuits: *Instead of using multiple gate types, circuits can be designed using only NAND or NOR, reducing complexity.*

Cost-Effective Manufacturing: *Using a single type of gate reduces production costs in hardware design.*

Reliability & Efficiency: *NAND gates are widely used in microprocessors, memory units, and digital circuits due to their speed and low power consumption.*

Error Reduction: *Standardizing circuits with universal gates minimizes design errors and improves consistency.*

Because of these advantages, universal gates are a fundamental building block in digital electronics and computing.

QUESTION 3:

Explain why NAND and NOR gates are considered universal gates.

ANSWER:

NAND and NOR gates are called universal gates because they can implement any Boolean function using only one type of gate.

Reasons for Universality

Can Create Basic Gates:

NOT using NAND: $A' = \text{NAND}(A, A)$ $A' = \text{NAND}(A, A)$

NOT using NOR: $A' = \text{NOR}(A, A)$ $A' = \text{NOR}(A, A)$

Combining them forms AND, OR, XOR, and XNOR gates.

Simplifies Circuit Design:

Using only one type of gate reduces complexity and cost.

Practical Use:

NAND is widely used in processors and memory;

NOR is essential for flip-flops and control circuits. Since they can replicate all logic functions, NAND and NOR are fundamental in digital electronics.

2: Implementation of Basic Gates using NAND Gate in Verilog


QUESTION 1:

design and implement an AND gate using only NAND gates

- ***AND gate using only NAND gate .V:***


```
or_gates_tb.v  nand_gates.v  xorusingnand.v  xorusingnandtb.v  andusingnand.v X  andusingnandtb.v  ...  
andusingnand.v  
1  module and_using_nand(input A, input B, output Y);  
2      nand(nand1,A,B); |  
3      nand(Y,nand1,nand1);  
4    
5  endmodule
```

• **TEST BENCH:**



```
1 `include "andusingnand.v"
2 module and_using_nand_tb;
3     reg a,b;
4     wire y;
5     and_using_nand test(a,b,y);
6     initial begin
7         $monitor("Time=%0t,a=%b,b=%b,y=%b",$time,a,b,y);
8         a=0;b=0;#10;
9         a=0;b=1;#10;
10        a=1;b=0;#10;
11        a=1;b=1;#10;
12        $finish;
13    end
14
15 endmodule
```


• **OUTPUT:**



```
[Running] andusingnandtb.v
Time=0,a=0,b=0,y=0
Time=10,a=0,b=1,y=0
Time=20,a=1,b=0,y=0
Time=30,a=1,b=1,y=1
andusingnandtb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.278 seconds
```

Ln 14, Col 3 Spaces: 4 UTF-8 CRLF () Verilog

• **WAVEFORM:**



QUESTION 2:

design and implement an XOR gate using only NAND gate

- ***XOR gate using only NAND gate .V:***


```
xorusingnand.v x  xorusingnandtb.v  andusingnand.v  andusingnandtb.v  xnorusingnand.v  andusingnor.v  ...
xorusingnand.v
1  module xor_using_nand(input A, input B, output Y);
2      nand(nand1,A,B);
3      nand(nand2,A,nand1);
4      nand(nand3,B,nand1);
5      nand(Y,nand2,nand3);
6
7  endmodule
```

• **TEST BENCH:**

```
ebth.v  dump.vcd  or_gates.v  or_gates_tb.v  nand_gates.v  xorusingnand.v  xorusingnandtb.v x  ...
xorusingnandtb.v
1  `include "xorusingnand.v"
2  module xor_using_nand_tb;
3      reg a,b;
4      wire y;
5      xor_using_nand test(a,b,y);
6      initial begin
7          $monitor("Time=%0t,a=%b,b=%b,y=%b",$time,a,b,y);
8          a=0;b=0;#10;
9          a=0;b=1;#10;
10         a=1;b=0;#10;
11         a=1;b=1;#10;
12         $finish;
13     end
14     initial begin
15         $dumpfile("dump1.vcd");
16         $dumpvars();
17     end
18 endmodule
```


OUTPUT:

```
PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  Filter  Verilog  [Icons]

[Running] xorusingnandtb.v
VCD info: dumpfile dump1.vcd opened for output.
Time=0,a=0,b=0,y=0
Time=10,a=0,b=1,y=1
Time=20,a=1,b=0,y=1
Time=30,a=1,b=1,y=0
xorusingnandtb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.417 seconds

Ln 17, Col 7  Spaces: 4  UTF-8  CRLF  {} Verilog  [Icons]
```

- **WAVEFORM:**



QUESTION 3:

design and implement a XNOR gate using only NAND gates.

- ***XNOR gate using NAND gate .V:***

```
ingnand.v  xoringnandtb.v  andusingnand.v  andusingnandtb.v  xnorusingnand.v x xnorusingnandtb.v  ...
xnorusingnand.v
1  module xnor_using_nand(input A, input B, output Y);
2      nand(nand1,A,B);
3      nand(nand2,A,nand1);
4      nand(nand3,B,nand1);
5      nand(nand4,nand2,nand3);
6      nand(Y, nand4,nand4);
7
8
9  endmodule
```

- ***TEST BENCH:***

```
ingnand.v  xoringnandtb.v  andusingnand.v  andusingnandtb.v  xnorusingnand.v  xnorusingnandtb.v x xnorusingnandtb.v  ...
xnorusingnandtb.v
1  `include "xnorusingnand.v"
2  module xnor_using_nand_tb;
3      reg a,b;
4      wire y;
5      xnor_using_nand test(a,b,y);
6      initial begin
7          $monitor("Time=%0t,a=%b,b=%b,y=%b",$time,a,b,y);
8          a=0;b=0;#10;
9          a=0;b=1;#10;
10         a=1;b=0;#10;
11         a=1;b=1;#10;
12         $finish;
13     end
14
15 endmodule
```


- ***OUTPUT:***

```
PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  Filter  Verilog  [Icons]

[Running] xnorusingnandtb.v
Time=0,a=0,b=0,y=1
Time=10,a=0,b=1,y=0
Time=20,a=1,b=0,y=0
Time=30,a=1,b=1,y=1
xnorusingnandtb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.351 seconds

Ln 9, Col 10  Spaces: 4  UTF-8  CRLF  {} Verilog  [Icons]
```

- **WAVEFORM:**



3: Implementation of Basic Gates using NOR Gate in Verilog

QUESTION 1:

design and implement an AND gate using only NOR gate


- *AND gate using only NOR gate .V:*

```
andusingnandtb.v  andusingnand.v  andusingnandtb.v  xnorusingnand.v  andusingnor.v x  andusingnortb.v  ...
andusingnor.v
1  module and_using_nor(input A, input B, output Y);
2      nor(nor1,A,A);
3      nor(nor2,B,B);
4
5      nor(Y,nor1,nor2);
6
7
8  endmodule
```

- *TEST BENCH:*

```
andusingnandtb.v  andusingnand.v  andusingnandtb.v  xnorusingnand.v  andusingnor.v  andusingnortb.v x  ...
andusingnortb.v
1  `include "andusingnor.v"
2  module and_using_nor_tb;
3      reg a,b;
4      wire y;
5      and_using_nor test(a,b,y);
6      initial begin
7          $monitor("Time=%0t,a=%b,b=%b,y=%b",$time,a,b,y);
8          a=0;b=0;#10;
9          a=0;b=1;#10;
10         a=1;b=0;#10;
11         a=1;b=1;#10;
12         $finish;
13     end
14
15 endmodule
```


- **OUTPUT:**



```
[Running] andusingnortb.v
Time=0,a=0,b=0,y=0
Time=10,a=0,b=1,y=0
Time=20,a=1,b=0,y=0
Time=30,a=1,b=1,y=1
andusingnortb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.394 seconds
```

Ln 13, Col 7 Spaces: 4 UTF-8 CRLF {} Verilog

- **WAVEFORM:**



QUESTION 2:

design and implement an XOR gate using only NOR gates

- *XOR gate using only NOR gate.V:*

```
xnoringnand.v  andusingnor.v  andusingnortb.v  andusingnortb.v.out  xoringnor.v  xoringnortb.v  [icon] [icon] [icon]
xoringnor.v
1  module xoringnor(input A, input B, output Y);
2      nor(nor1,A,B);
3      nor(nor2,A,nor1);
4      nor(nor3,B,nor1);
5      nor(nor4,nor2,nor3);
6      nor(Y,nor4,nor4);
7  endmodule
```

- *TEST BENCH:*

```
xoringnortb.v  xnoringnandtb.v  nand_gates_tb.v  nor_gates.v  nor_gates_tb.v  xoringnortb.v.out  [icon] [icon] [icon]
xoringnortb.v
1  `include "xoringnor.v"
2  module xoringnor_tb;
3      reg a,b;
4      wire y;
5      xoringnor test(a,b,y);
6      initial begin
7          $monitor("Time=%0t,a=%b,b=%b,y=%b",$time,a,b,y);
8          a=0;b=0;#10;
9          a=0;b=1;#10;
10         a=1;b=0;#10;
11         a=1;b=1;#10;
12         $finish;
13     end
14 endmodule
15
```

- **OUTPUT**

```
PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  Filter  Verilog  [Icons]

[Running] xorusingnortb.v
Time=0,a=0,b=0,y=0
Time=10,a=0,b=1,y=1
Time=20,a=1,b=0,y=1
Time=30,a=1,b=1,y=0
xorusingnortb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.36 seconds
```

- **WAVEFORM:**



QUESTION 3:

design and implement a XNOR gate using only NOR gate.

- ***XNOR gate using only NOR gate.V:***

```
xorusingnor.v  xorusingnortb.v  xnorusingnor.v  xnorusingnortb.v  xnorusingnandtb.v  nand_gates_tb.v
xnorusingnor.v
1  module xnor_using_nor(input A, input B, output Y);
2      nor(nor1,A,B);
3      nor(nor2,A,nor1);
4      nor(nor3,B,nor1);
5      nor(Y,nor2,nor3);
6  endmodule
```

- ***TEST BENCH:***

```
xorusingnor.v  xorusingnortb.v  xnorusingnor.v  xnorusingnortb.v  xnorusingnandtb.v  nand_gates_tb.v
xnorusingnortb.v
1  `include "xnorusingnor.v"
2  module xnor_using_nor_tb;
3      reg a,b;
4      wire y;
5      xnor_using_nor test(a,b,y);
6      initial begin
7          $monitor("Time=%0t,a=%b,b=%b,y=%b", $time,a,b,y);
8          a=0;b=0;#10;
9          a=0;b=1;#10;
10         a=1;b=0;#10;
11         a=1;b=1;#10;
12         $finish;
13     end
14 endmodule
```

- ***OUTPUT:***

```
PROBLEMS  OUTPUT  DEBUG CONSOLE  TERMINAL  PORTS  Filter  Verilog  [Icons] X
```

```
[Running] xnorusingnortb.v
Time=0,a=0,b=0,y=1
Time=10,a=0,b=1,y=0
Time=20,a=1,b=0,y=0
Time=30,a=1,b=1,y=1
xnorusingnortb.v:12: $finish called at 40 (1s)
[Done] exit with code=0 in 0.354 seconds
```

```
Ln 5, Col 6  Spaces: 4  UTF-8  CRLF  () Verilog  [Icon]
```

- **WAVEFORM:**

